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Abstract-A simple method of measuring charge in surface states as a function of the surfacepotential 
in MOS transistors or MOS capacitors is proposed. 
A constant d.c. current is fed into the gate of an MOS transistor and with the help of an operational 
amplifier, the gate voltage V, with respect to the bulk is plotted as a function of gate charge Q,. The 
gate charge as a function of the surfacepotential I$, can be directly read off from the V,-Q, curve. 
As the silicon charge Q,(c#J& is known from the literature the surface state charge can be easily 
determined as a function of c#+. The method is illustrated with measurements on n-type and p-type 
MOS transistors. Finally the accuracy of the charge measuring method is discussed and a comparison 
with other interface state charge measuring methods is made from which the charge measuring method 
evolves as a method, attractive for its simplicity. 
RCsum6- Une m6thode simple pour mesurer la charge d’ttats de surface en fonction du potentiel de 
surface +8 dans des transistors MOS ou des condensateurs MOS est proposte. 
On charge B courant constant la grille d’un transistor MOS et & I’aide d’un amplificateur 
opCrationnel a tension grille-substrat V, est registrke en fonction de la charge de grille Q,. De la 
courbe V,-Q, il est possible de dCterminer directement la CaractCristique c#+-Q,. 
Parce que la charge dans I’intCrieur du silicium sous I’oxyde de grille Q,(c#J& est connue de la 
IittCrature on peut determiner facilement la charge d’etats de surface en fonction de c&. La mCthode 
est appliqute aux quelques transistors MOS B substrat n et p. Aussi on discute la prkcision de la 
mCthode proposee et on fait une comparaison avec des mCthodes existantes. De cette comparaison 
on peut concluire que la mtthode proposCe est attractive par sa simplicit6. 
Zusammenfassung- Eine einfache Methode zur Ladungsmessung in Obefl%henzustiinden als Funk- 
tion des OberlIHchenpotentials in MOS Transistoren und MOS Kondensatoren wird vorgeschlagen. 
Ein konstanter Gleichstrom wird der Steuerelektrode ines MOS Transistors zugefihrt. Mittels 
eines Operationsverstlrkers wird die Steuerspannung V, bezogen auf den Substrat, als Funktion der 
Steuerelektrodenladung Qg geschrieben. Die Steuerelektrodenladung als Funktion des Oberl%Pchen- 
potentials $J* kann direkt aus der If,-Q, Kennlinie abgelesen werden. 
Da die Siliziumladung Q,(&,) aus der Literatur bekannt ist, kann die Oberlllchenzustandsladung 
leicht als Funktion von 4, bestimmt werden. Die Methode wird durch Messungen an MOS Transis- 
toren vom n- undp-Typ verdeutlicht. Schlieszlich wird die Genauigkeit der Ladungsmessungsmethode 
diskutiert und mit anderen Methoden zur Bestimmung der OberflPchenladung verglichen. Hieraus 
ergibt sich als Vorzug der Ladungsmessungsmethode, ihre grosze Einfachheit. 
INTRODUCTION of the charge distribution is based upon a different- 
THE DETERMINATION of the charge distribution at ial capacitance measurement on the MOS system 
the Si-SiO, interface in MOS capacitors or transis- under varying d.c. bias. This method, as well as 
tors has been the subject of a number of papers its interpretation, has been discussed extensively 
[l-14]. Knowledge of the charge distribution, and [2-91. In this paper we intend to present an alter- 
more precisely, knowledge about the charge in native charge measuring method, which is based 
the so-called ‘interface states’ is of value for those upon the direct measurement of charge supplied to 
who are concerned about the electrical perform- the MOS system as a function of bias. One of 
ante of MOS capacitors and transistors. the advantages of the method is its physical 
The method most employed for a determination clearness. 
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THE CHARGE MEASURING METHOD 
In Fig. l(a) we have depicted a parallel plate 
condenser, being charged by a current I,. When we 
plot (Fig. l(b)) the capacitor voltage V, vs. the plate 
charge Q,. we find a straight line with slope C,-’ if 
C, is the capacitance of the condenser. In the case 
that the two metal plates are similar and their work 
functions equal, the straight line in Fig. I(b) will 
pass through the origin. However, when the work 
function difference between top plate and bottom 
plate @I --a2 = @I2 is finite, the plate charge will 
just be zero when V, is equal to the contact poten- 
tial & = - q-‘a,,. In general the capacitor 
voltage V, satisfies: 
We take a step further by assuming that the 
bottom plate of the condenser in Fig. l(a) is re- 
placed by a piece of silicon. The top plate is 
equivalent to the ‘gate’ and between gate and 
silicon a dielectric medium like SiO, is present. 
Now we must remember that, unlike the case for 
the metal plate condenser a potential will develop 
in the silicon over a finite distance, if surface 
charge is applied. If 4, is the potential at the 
silicon surface with respect to its interior, we can 
write down the following relationship between 
gate voltage V,, and gate charge Q$,: 
Fig. I(a). A parallel plate condenser, charged 
constant d.c. current. 
by a 
vg \ slope=cO-’ 
k 
ZL 7?l@ - CrJ 62 # 12 
Fig. l(b). The voltage V, as a function of the plate 
charge Q, across the capacitor C,, in Fig. l(a). 
&S denotes the contact potential between gate 
metal and silicon. Equation (2) expresses that for 
the MOS system V, as a function of Q, behaves 
very much like in the case of a parallel metal plate 
condenser, except that a displacement $J, along the 
V, axis, which is dependent on Q,, has to be 
accounted for. 
Under the condition of strong surface accumula- 
tion (V, % 0 for n-type and V, + 0 for p-type 
silicon) or strong surface inversion (V, 4 0 for 
n-type and V, * 0 for p-type silicon), 4, attains a 
more or less constant value and the slope of V, vs. 
Q, tends to C,-’ (Fig. 2). 
There is an intermediate region, where & 
changes from its minimum to its maximum value. 
Assuming that the value of the surfacepotential 
4, in point A is known (Fig. 2) lines of equal and 
known surfacepotential can be drawn in the 
measured V,-Q, plot. According to expression (2) 
all these lines should have a slope C,,-‘. From the 
intersections of the equi-surfacepotential lines with 
the V<,-Q,, plots, Q, and V, can be determined as 
a function of &. 
We now have a closer look at Q,, the plate 
charge. For reasons of neutrality Q, should be 
compensated by a charge-Q, on the silicon side, 
which consists of four components: 
-depletion charge of ionized bulk impurities 
-excess charge carriers in the silicon, near the 
interface 
-charge Q,, in interface states, which interacts 
with charge carriers in the silicon 
-constant charge Q0 in the dielectric medium, 
which is assumed to be located near the inter- 
face. 
When the charge inside the silicon-the sum of 
the two first contributions-is denoted by Q,, we 
may write: 
Q, = - (Qs + Q,, + Qd (3) 
Provided that the silicon doping level is known and 
conditions of thermal equilibrium exist, the silicon 
charge Q, is known as a function of +,[ 1, 151. 
Substitution of Q,(&) and Q,(&) into (3) yields 
Q,,+ Q, as a function of the surfacepotential r#+, 
which is the main objective of our paper. 
So far we have indicated how, in principle, from 
the measurement of gate voltage vs. gate charge 
on an MOS system, information can be obtained 
about the interface state charge density as a func- 
tion of surfacepotential. 
MEASUREMENT OF INTERFACE 
Before we proceed to a description of the actual 
measurement set-up and the charge measurements, 
we have still to explain in detail how essential 
parameters like oxide capacitance Co and the 
surfacepotential 4, are determined and how they 
can be used for a detailed interpretation of measured 
I$+, plots. 
THE EVALUATION OF GATE VOLTAGE VS. 
GATE CHARGE PLOTS 
This section treats the determination of the 
surface potential 4, as a function of V, from an 
analysis of the I’, vs. Q, plot. 
In the condition of very strong accumulation or 
very strong inversion the silicon charge will be 
dominated by excess charge carriers near the 
interface and equation[3] reduces to Q, = -Q,. 
Theoretical considerations [ 1, 151 lead to the 
following expressions for the silicon charge: 
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Equation (5) yields the range of & values covered 
by the VB-QQ measurement between A and B. It 
is apparent from (5) that this range is independent 
of the bulk dope Cs. Figure 4 shows a plot of 
computed I&a - d~,~l values as a function of 
Q s,A or 8. Equation (6) indicates that the average 
surfacepotential is the potential for which the 
surface becomes intrinsic. The average surface- 
potential as a function of dope concentration CR is 
shown in Fig. 5. 
With the aid of the above knowledge we can 
again analyse the I’,-Q, plot. According to expres- 
sion (2) in point A of Fig. 3: 
V D,A = h,s+QQy.~~ CC%-‘+&A 
We can now obtain from Fig. 4 the surfacepotential 
interval I+,,A - &sl associated with the charge 
jQ,,AI. When in point A a vertical line segment of 
bulk :p-type 
inversion (4, * 0) 
bulk: n-type 
inversion ($I, Q 0) 
In these expressions nr is the intrinsic concentra- 
tion (I ._5 X lOlo cm-3: 300OK); L is the Debye- 
Hilckel length: (2e&T/qni)1’” = 4.8 x 10m3 cm at 
300°K; (kT/q) = 26.10-3 V at 300°K; l lri is the per- 
mittivity of silicon and CB is the bulk dope concen- 
tration. 
In Fig. 3(a) V, vs. Q, plot, measured on an n-type 
bulk MOS transistor is shown. When we consider 
two points A and B on this plot equally far into 
inversion and accumulation and we assume that 
for these points Q, = - Qfi is given by expressions 
(4) and furthermore that I OS,,., I = [Q,,~I then we can 
derive: 
,+ 
S,A 
-4, , -4~~IJQS’AOL.Bl 
SR (5) 
4 qLni 
4s,A+4s.~_ kT CB 
2 --s’“n, 
(6) 
1 
accumulation (& % 0) 
I 
Q,=+qL+)“ixp($.+) 1 
I 
accumulation (4, * 0) I 
a,=--qLn,(%)“‘exp($$) ) 
(4) 
length hA -$s.sl is drawn, the top A’ of this 
segment will represent a gate voltage: 
I’,,,, = +.,,.y+ Q,.A. Co-‘+4u 
In point B the gate voltage obeys: 
V S,R = &s + Q~.B . Co-’ -t 4s.~ 
or by subtraction we find: 
c, = Q,,B-Q~,A 
V 0.B - v,, A’ 
(7) 
The construction of Fig. 3, based on expression (7) 
allows us to determine Co. It also furnishes the 
means to construct the equi-surfacepotential lines, 
as we have described in the preceeding sections 
by drawing straight lines parallel to A’/B. It should 
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Fig. 2. The gate voltage V, as a function of the gate charge Q, for an n-type MOS transistor (sample 2, 
listed in Table I ). 
be clear that due to expression (6) the equi- 
surfacepotential line which crosses AA’ half way 
is the ‘intrinsic’ surface line. When the potential 
associated with this line is known from an evalua- 
tion of (6). the potentials associated with all other 
lines are also known. 
An equi-surfacepotential ine of special import- 
ance is the line C#I~ = 0 which according to (2) 
crosses the V, axis in V,= 4Ms (Fig. 6). The 
intersection between the line 48 = 0 and the V,- 
Q, plot indicates the ‘flat-band’ situation where 
Q8 = 0. 
A prerequisite for the derivation of the surface 
potential $s of the equi-surfacepotential lines is 
the existence of two points A and B on the V,-Q, 
plot, equally far into inversion and accumulation, 
where the silicon charge should be dominated by 
charge carriers and the two values of the charges 
should be equal. Inevitably the determination of the 
location of A and B will be subject to inaccuracy. 
Errors in the estimate of (&A and Q,,B of the order 
of 20 per cent will however, due to the logarithmic 
nature of expression (5) lead to an error of about 
10 mV in the determination of ($I~,~ - c#J,,~~ which 
is usually negligible. 
THE MEASUREMENT APPARATUS 
The principle of the measurement is shown in 
Fig. 7(a). A constant charging current I is fed into 
the inverting input of an operational amplifier, con- 
nected to the bulk electrode of an MOS transistor. 
The bulk electrode has been shorted to the drain 
and source electrodes. The gate of the MOS 
transistor is connected to the output of the opera- 
tional amplifier and an q-recorder, on which V, is 
plotted vs. time. 
As the rate of change of the charge flowing into 
the gate is constant the recording of V, vs. time will 
be equivalent to a recording of V, vs. the charge Q,. 
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-6 -6 -4 
Fig. 3. The gate voltage V, as a function of the gate charge Q, for the same MOS transistor as in Fig. 2. 
The battery in the gate circuit is needed to adjust electrometer is connected as illustrated in Fig. 7(b). 
the startpoint of the V,-Q, plot. It is used as an operational amplifier with terminals 
In practice the current source I and the opera- J 101 and J 102 as the differential input. The 
tional amplifier in Fig. 7(a) are provided by the terminal J 106 acts as the inverting output and 
Keithley solid state electrometer model 602, controls the gate voltage V, of the MOS transistor. 
used in the ‘Ohmmeter operation’ condition. The The current source I is provided within the 
1 %,A - 9s.B 1 
q-Q s,A or B =m-2 
Fig. 4. The computed values ($J~,~-&,~I as a 
function of q-‘Qs,A or B. 
intrinsic surface potential 
‘/2( &,A + 94 
- 
IO” 10 III l6 
CB cm-3 
Fig. 5. The intrinsic surfacepotential &II#I~,~ +$$,~l 
as a function of the bulk dope density C,. 
SSEVol. 14.No.7--D 
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“9 
volt I_ 
“FB_q 
1 I I 
-3 -2 -1 
+1 
I) 
- 
coulomb .cme2 X lo-3 
-1 
-2 
-3 
Fig. 6. The gate voltage V, as a function of the gate charge Q, for the same MOS transistor as in Fig. 2. 
electrometer between the terminals J 10 1 and J 102 
and may be chosen between the values lo-l2 and 
10e5A. The zero switch allows short circuiting of 
the terminals J 101 and J 102. With the zero switch 
shorted the voltage supply A can be adjusted for 
the desired startpoint of the V,-Q, plot. 
Typical values for the gate current density in 
the charge measuring method should lie between 
1 O-1o- 1 OwgA cmm2 set-I. 
In our measurements hown in Fig. 9 the current 
mostransistor 
/ I 
Fig. 7(a). Principle of the measurement. 
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1-4 , ~ mostransistor 
I J 
L variable voltage 
7A supply 
Kefthley solid 
state electro - 
meter model 602 
zero - switch Hewlett Packard 
o-. 
--o JlOl J106 
9 J102 
Fig. 7(b). The measurement apparatus. 
source was set at 10-llA. The oxide capacitances 
C, of the samples 1, 2 and 3 of Table 1 were 300, 
180 and 180 pF respectively. 
ILLUSTRATION OF THE USE OF THE CHARGE 
MEASURING METHOD 
The method will be domonstrated on the 
following samples: an MOS transistor with rela- 
tively many surface states (sample 1) and two MOS 
transistors with relatively few surface states 
(the samples 2 and 3). The characteristics of the 
MOS transistors have been listed in Table 1. All 
the MOS transistors have the same geometry, 
represented in Fig. 8. 
The total charge storage in the silicon and at the 
Si-SiO, interface Q,+Q,+ Q, of these samples 
has been graphically determined as a function of 
4s by the methods of the preceeding sections and 
the results are given in Figs. 9(a), (b) and (c). In 
Fig. 8. Cross-section of the circular symmetrical 
MOS transistor used for the measurements. 
the same figures the charge Q, inside the silicon 
has also been plotted as a function of 4s. Q,($J,) 
was obtained from curves published by Whelan [ 151. 
The bulk dope C, has been determined by two 
independent measurements: 
1. The measurement of the small signal capacitance 
between the bulk electrode and the shorted source 
and drain electrodes as a function of gate bias, 
yielding the high frequency silicon space charge 
capacitance Csi,min under the condition of inver- 
sion. The relation between Csi, min and the bulk 
dope CB is given in [ 151. 
2. A measurement of the influence of substrate 
bias upon the channel conduction of the MOS 
transistor, yielding the bulk dope Ca in the condi- 
tion of surface inversion [ 161. 
The dope values determined by these methods 
have been presented in Table 1 and were found to 
be equal within experimental error. The value of 
the contact potential &,s has been taken from the 
literature [ 171. 
The oxide capacitances C, obtained from the 
construction of Fig. 3 have been compared with 
the results of small signal capacitance measure- 
ments of C, (10 Khz) and were found to be equal. 
So there have been no serious leakage or polariza- 
tion currents through the oxide during the charge 
measurements. By a subtraction of the charge 
inside the silicon Q, from the total charge Q0 + Q, + 
es,, the charge storage in surface states Q, + Q,, as 
a function of +s is determined and represented in 
Figs. IO(a), (b) and (c). 
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coulomb.cm-*x lo-* coulomb. cm-* x 10-6 
1 ,+20 
. +16 
J 
0 
-0.8 -0.6 -0.4 -0.2 
- 
es volt 
coulomb cm-2 x 10-e 
Fig. 9(a), (b) and (c). The charges Q0 + Q,, + Qs and Q, as a function of 4, for the samples 1, 2 and 3 
respectively. 
Table 1. Characteristics of the MOS transistors usedfov the 
measurements 
Sample number” 
Type of silicon 
Surface orientation 
Donor or acceptor 
concentration of 
bulk Si 
Determined by method 1 
Determined by method 2 
Thickness of the 
insulator (A) 
Structure of the 
insulator 
Heat treatment 
to remove surface 
states 
Gate metal 
1 
,“I.,. 
I.8 x 10’” 
1.8 x lOI 
1200 
SiO, 
Oxide dry 
grown at 
1150°C 
No heat 
treatment 
Al 
2 3 
G.0. 
P 
1 .o.o. 
8 x lOI 5.6 x lOI 
8 x lOI 6.7 x lOI 
2000 2000 
SiO,-P,O, 
Oxide dry 
grown at 
1200°C 
Thickness of P,O, 
glass layer: 
300 a 400 A 
Heat treatment: 
450”C-N,; SOY-H,0 
during 30’ 
Al Al 
“‘Samples 1 and 3 were manufactured at Philips Research Labor- 
atories, Eindhoven, Netherlands and were obtained from Mr. M. V. 
Whelan. Sample 2 was prepared in our laboratory by Mr. J. Hollernan. 
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(Qo+Q,,).s-’ 
electroncharges. cC2 x 10” 
(Q,+ 9,s). q -’ 
electroncharges.cm-2 x IO” 
(Q,+ Q&q-’ 
electroncharges.cm-2 x 10” 
t -+4 t 
- +3 +3 
I. * I 2 .A II %-- . _ 0 ., 1 * 1 
-0.8 -0.6 -0.4 -0.2 0 + a2 -0.6 -0.6 -0A -0.2 3 +a2 -a2 0 +0.2 co.4 +0.6 +0.6 
Fig. 1 O(a), (b) and (c). The charge Q, + Qss as a function of $I~ for the samples 1,2 and 3 respectively. 
From Figs. 10(a), (b) and (c) we conclude that 
the rate of change of charge storage in surface 
states is relatively small for $s values in the in- 
trinsic region of the silicon surface and relatively 
large for & values in the regions near the valence 
band and conduction band edge of the surface of 
the semiconductor. This behaviour of charge 
storage in surface states has also been observed 
by other authors@, 12, 131 using different tech- 
niques for the investigation of the Si-SiO, interface. 
The curves of Figs. 9 and 10 serve as examples 
of the charge measuring technique. In samples 2 
and 3 different values of oxide charge Q,+ Qss 
were found although the preparation of the 
samples was identical, according to Table I. 
Because the samples 2 and 3 were prepared at 
different laboratories (see footnote Table 1). 
we attribute these variations in Q,+Q, to other 
differing factors in the manufacturing processes 
by which samples 2 and 3 were obtained. 
DISCUSSION OF THE ERRORS ARISING IN THE 
APPLICATION OF THE CHARGE MEASURING 
METHOD 
An important condition for the interpretation of 
the k’,-Q, plot is the existence of thermal equi- 
librium inside the silicon material and at the Si-SiO, 
interface. Actually the I’,-Q, plot is measured 
under non-equilibrium conditions because during 
the measurement he charges in the silicon and at 
the Si-Si02 interface Q,, + Qss + Qs and in the gate 
Q, change with time. In general the shape of the 
I’,-Q, plot depends on the rate of change of gate 
charge dQ,/dt during the measurement of the 
V,-Q, plot. However as found from the measure- 
ments for low values of dQ,/dt (lo-lo- 10eg 
coulomb cmm2 set-*) the I’,-Q, plot appeared to 
be independent of this rate. Hence we conclude 
that the V,-Q, plots have been measured under the 
condition of quasi-thermal equilibrium. 
The estimated error in the determination of 
Co by the construction of Fig. 3 was less than I per 
cent. Also the error in the intrinsic surfacepotential 
A& intrinsic was estimated at 4 kT/q V. These two 
errors together determine the error A(Qo + Q,, + 
Qs) in the Q,+ Q,,+Qe, vs. $s plots of Figs. 9(a), 
(b) and (c). For the error A( Q, + Q, + Q,) as a func- 
tion of & the following expressions can be derived: 
IA(Qo+Qss+Qs)I = y.A+s (8) 
7 
where 
laQ,I AQ EL! 1 
A& AI,‘, II- (AQ,ICoAV,) I 
The maximum error A( Q, + Q,, + Qs) has been 
computed by applying (8) to various points of the 
curves of Figs. 9(a), (b) and (c) and its magnitude 
has been indicated by small vertical lines in Figs. 
9(a), (b) and (c). 
The error A(Qo + Q,,) in the Q, + Q,, vs. 4s plots 
of Fig. 10 is determined by the error in the surface- 
potential A4s mentioned before and the error in 
the determination of the bulk dope density C, 
(20 per cent). This maximum error A.(Qo+ Q,) is 
estimated for various points of the curves of 
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Figs. 1 O(a), (b) and (c) and its estimated magnitude 
has also been indicated by small vertical lines in 
Figs. 10(a), (b) and(c). 
COMPARISON OF THE CHARGE MEASURING 
METHOD WITH OTHER TECHNIQUES FOR 
INVESTIGATING THE Si-SiOz INTERFACE 
The charge measuring method is an alternative 
method for the investigation of the Si-SiO, inter- 
face. This method resembles in a way the low 
frequency thermal equilibrium C-V measurement 
method of Berglund[9]. Therefore we shall compare 
these two methods first. 
Both methods yield the surface charge as a 
function of surfacepotential; in Berglund’s method 
from an analysis of the derivative of the surface 
charge vs. surfacepotential d(Q, + Qs)/d+, and 
in the charge measuring method from a direct 
analysis of the V’,-Q, plot. One of the advantages 
of the charge measuring method is that information 
about the fixed oxide charge Q, is not ‘lost’. On the 
other hand Berglund’s method will be more 
sensitive for a variation of surface state charge 
density as a function of surfacepotential as it 
measures incremental charge rather than total 
charge. 
In both methods the relationship between the 
measured gate voltage V, and the actual surface- 
potential &. should be established. In the C-V’ 
method an integration step is required and in the 
charge measuring method the relationship can be 
read directly from the V,-Q, plot. Also in both 
methods a ‘matchpoint’ is needed to link quantit- 
atively the surfacepotential 4,, and the voltage k’,. 
We are of the opinion that the use of the intrinsic 
condition as a matchpoint has advantages over the 
use of the accumulation condition as a matchpoint, 
as done by Berglund. In the C-l/method, especially 
if this method is employed on MOS transistors, 
the procedure for finding the intrinsic point may 
be based upon the procedure applied in the charge 
measuring method that we hope to outline in a 
forthcoming publication. 
It should be admitted that the vg-Q, plot can 
also be obtained by electronically integrating a very 
low frequency C-V plot. We have not looked into 
this possibility, which in principle yields the same 
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information, but which requires more complex 
instrumentation. 
When we compare the charge measuring method 
with the high frequency C-V measurement method 
we notice similar differences as with the low 
frequency C-k’ method due to the incremental 
nature of C-V measurements. 
Furthermore the range of surfacepotentials 
attainable with the charge measuring method will 
generally be larger and the influence of bulk series 
resistance will be negligible. 
In conclusion we believe that the measurement 
of gate voltage vs. gate charge constitutes a lucid 
and easy-to-instrument method to obtain informa- 
tion about charge at the Si-SiO, interface. 
